

## Everest-MIPI CSI-2 - Demo

---

### Getting Started

Project: Everest-MIPI-CSI-2-Demo Getting Started	created:	S. Rieche	Date	2019-03-20
	edited:	S. Rieche	Date:	2020-08-17
	approved:		Date:	
Filename:	Everest-MIPI-Demo--Getting_Started_1p1.docx			
Arrow Central Europe GmbH	Version:	1.1	Page 1 of 50	

## Contents

<b>1. Revision History</b> .....	<b>5</b>
1.1 Revision 1.1.....	5
1.2 Revision 1.0.....	5
<b>2. Getting Started</b> .....	<b>6</b>
2.1 Handling the Board .....	7
<b>2.2 Board-Setup Revision PROTO</b> .....	<b>7</b>
2.2.1 Toggle-Switch S1 – PCIe .....	7
2.2.2 Toggle -Switch S5 – SC SPI-Flash enable .....	7
2.2.3 DIP-Switch S8 – FMC Voltage Selector .....	7
2.2.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage .....	7
<b>2.3 Board-Setup Revision A and B</b> .....	<b>8</b>
2.3.1 Toggle-Switch S1 – PCIe .....	8
2.3.2 Toggle -Switch S5 – SC SPI-Flash enable .....	8
2.3.3 DIP-Switch S8 – FMC Voltage Selector .....	8
2.3.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage .....	8
<b>2.4 Powering up the Board</b> .....	<b>9</b>
<b>3. Demo Design</b> .....	<b>10</b>
3.1 Prerequisites.....	10
3.2 Design Implementation .....	10
<b>3.3 IP Core Configuration</b> .....	<b>11</b>
3.3.1 Smart Design PF_AR0330_CAM_TOP .....	11
3.3.2 Smart Design cam_ar0331_mipi.....	29
3.3.3 Smart Design PROC_SUBSYSTEM .....	34
3.3.4 Smart Design video_isp_pipe .....	46
<b>3.4 Running the Design</b> .....	<b>50</b>

## Figures

Figure 1: Everest Board + MIPI CSI-2 Daughter Card.....	9
Figure 2: PF_CCC_2_0 Clock Options PLL.....	11
Figure 3: PF_CCC_2_0 Output Clocks.....	12
Figure 4: PF_INIT_Monitor_0 Bank Monitor.....	13
Figure 5: PF_INIT_Monitor_0 Simulation Options.....	14
Figure 6: APB_WRAPPER_0 Configuration.....	15
Figure 7: DDR_Memory_Arbiter_IP0 Configuration.....	16
Figure 8: DDR_Memory_Arbiter_IP0 Configuration cont. ....	17
Figure 9: CoreAXI4Interconnect_0 Core Configuration.....	18
Figure 10: CoreAXI4Interconnect_0 Master Configuration.....	18
Figure 11: CoreAXI4Interconnect_0 Slave Configuration.....	19
Figure 12: Display_Cntrl_0 Configuration.....	20
Figure 13: DisplayEnhancement_0_0 Configuration.....	21
Figure 14: PF_CCC_3_0 Clock Options PLL.....	22
Figure 15: PF_CCC_3_0 Output Clock.....	23
Figure 16: PF_DDR_CNTRLR_0_0 General.....	24
Figure 17: PF_DDR_CNTRLR_0_0 Memory Initialization.....	25
Figure 18: PF_DDR_CNTRLR_0_0 Memory Timing.....	26
Figure 19: PF_DDR_CNTRLR_0_0 Controller.....	27
Figure 20: PF_DDR_CNTRLR_0_0 Misc.....	28
Figure 21: MIPI_RX_IOD_0 Configuration.....	29
Figure 22: MIPI_RX_IOD_0 Advanced.....	30
Figure 23: MIPI_RX_IOD_0 Current configuration.....	30
Figure 24: MIPI_RX_IOD_0 Receiver interface.....	31
Figure 25: PF_CCC_0 Clock Options PLL.....	32
Figure 26: PF_CCC_0 Output Clocks.....	33
Figure 27: MIPI_CSI2_RX_PF_IP0_0 Configuration.....	34
Figure 28: RV32IMA_L1_AHB Configuration.....	34
Figure 29: CoreJTAGDebug Configuration.....	35
Figure 30: CoreAHBLite_1_0 Configuration.....	36
Figure 31: CoreAHBLite_1_0 Configuration cont. ....	36
Figure 32: CoreAHBLite_1_0 Interface Configuration.....	37
Figure 33: CoreAHBLite_0 Configuration.....	37
Figure 34: CoreAHBLite_0 Configuration cont. ....	38
Figure 35: CoreAHBLite_0 Interface Configuration.....	38
Figure 36: CoreAPB3_0 Configuration.....	39
Figure 37: CoreUARTapb_0 Configuration.....	40
Figure 38: CoreGPIO_IN Configuration (all IOs have the same configuration).....	41
Figure 39: CoreGPIO_OUT Configuration (all IOs have the same configuration).....	42
Figure 40: CORESPI_0 Configuration.....	43
Figure 41: COREI2C_0 Configuration.....	44
Figure 42: COREI2C_1 Configuration.....	45
Figure 43: SmartDesign video_isp_pipe.....	46
Figure 44: Bayer_IP0_0 Configuration.....	46
Figure 45: RGB2YCbCr_IP0_0 Configuration.....	47
Figure 46: ImageEdgeDetection_IP0_0 Configuration.....	47
Figure 47: YCbCr2RGB_IP0_0 Configuration.....	48
Figure 48: Alpha_Blending_Control_IP0_0 Configuration.....	48
Figure 49: RGB2YCbCr_IP1_0 Configuration.....	49
Figure 50: ImageSharpenFilter_IP0_0 Configuration.....	49
Figure 51: Imaging/Video GUI.....	50

# Tables

Table 1: Software.....10

## 1. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

### 1.1 Revision 1.1

Updated for Libero 12.4.

### 1.2 Revision 1.0

Revision 1.0 is the first publication of this document.

## 2. Getting Started

This demo design includes a video and imaging demo using the PolarFire Everest DEV Board and Video MIPI CSI-2 Daughter Card. Using the on board HDMI port to print a Full HD (1920x1080@60Hz) on a HDMI monitor.

### Prerequisites

For the Everest MIPC-CSI-2 Demo the following is needed:

Item	Quantity
Everest DEV Board	1
12 V / 5 A wall-mounted power adapter	1
USB 2.0 A male to mini-USB B cable for UART / Programming interface to PC	1
HDMI cable	1
HDMI monitor (1920x1080@60Hz)	1
MIPI CSI-2 Daughter Card	1
Image sensor module LI-AR0330-MIPI v1.1	1
Image sensor ribbon cable	1
Free one-year Libero Silver software license	1

**Note 1:** The Everest DEV Board offers an on-board FlashPro5 programmer, which can be used to program and debug with Identify, SmartDebug and embedded application software using SoftConsole.

**Note 2:** The described design is suitable for Everest Dev Board Rev PROTO, A and B.

## 2.1 Handling the Board

Pay attention to the following points while handling or operating the board:  
Handle the board with electrostatic discharge (ESD) precautions to avoid damage.

For information about ESD precautions see

[https://www.microsemi.com/documentportal/doc\\_view/126483-esd-appnote](https://www.microsemi.com/documentportal/doc_view/126483-esd-appnote).

## 2.2 Board-Setup Revision PROTO

### 2.2.1 Toggle-Switch S1 – PCIe

**Warning: S1-1 and S1-2 must not be at position on at the same time!**

SWITCH ON	PCIe LANES
S1-1	x1
S1-2	x4

### 2.2.2 Toggle -Switch S5 – SC SPI-Flash enable

**Warning: S5-1 and S5-2 must not be at position on at the same time!**

SWITCH ON	SC SPI-FLASH
S5-1	ENABLE
S5-2	DISABLE

### 2.2.3 DIP-Switch S8 – FMC Voltage Selector

**Warning: S8-1 to S8-4 must not be at position on at the same time!**

SWITCH ON	FMC VOLTAGE
S8-1	3.3 V
S8-2	2.5 V
S8-3	1.8 V
S8-4	undefined (not connected)

### 2.2.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage

**Warning: S9-1 and S9-2 must not be at position on at the same time!**

SWITCH ON	VDDAUX2 & VDDAUX5
S9-1	2.5 V
S9-2	FMC voltage

Use the marked settings for the demo.

## 2.3 Board-Setup Revision A and B

### 2.3.1 Toggle-Switch S1 – PCIe

SWITCH	PCIe LANES
S1-1 (marking)	x4
S1-2	x1

### 2.3.2 Toggle -Switch S5 – SC SPI-Flash enable

SWITCH	SC SPI-FLASH
S5-1 (marking)	DISABLE
S5-2	ENABLE

### 2.3.3 DIP-Switch S8 – FMC Voltage Selector

SWITCH	FMC VOLTAGE
S8-1 off, S8-2 off	1.8 V
S8-1 on, S8-2 off	2.5 V
S8-1 off, S8-2 on	undefined (not recommended)
S8-1 on, S8-2 on	3.3 V

### 2.3.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage

SWITCH	VDDAUX2 & VDDAUX5
S9-1 (marking)	2.5 V
S9-2	FMC voltage

Use the marked settings for the demo.






Figure 1: Everest Board + MIPI CSI-2 Daughter Card

## 2.4 Powering up the Board

The Everest DEV Board is powered up using either the 12 V DC jack or the PCIe connector. For programming connect it although with your computer using USB mini B connector J9. A HDMI monitor should be connected with an appropriate cable via HDMI connector J2.

## 3. Demo Design

### 3.1 Prerequisites

Table 1: Software

Software	Version
Libero SoC PolarFire	V12.0
Synplify Pro	L2017.09M-SP1-1
FlashPro PolarFire	V2.0

Download the Video Demo GUI from

[http://soc.microsemi.com/download/rsc/?f=mpf\\_dg0807\\_liberosocpolarfirev2p0\\_gui](http://soc.microsemi.com/download/rsc/?f=mpf_dg0807_liberosocpolarfirev2p0_gui)

Before you start you have to make sure, that all cores are downloaded to your local vault.

### 3.2 Design Implementation

The design is already fully implemented and ready to be programmed on the Everest Board. The board has to be connected with the power supply and to the PC with the USB cable. All drivers have to be installed (which should happen automatically when plugged in the first time)

To program the design, there are two possibilities:

- Programming via Libero PolarFire SoC: Programming is started with the “Run PROGRAM Action” Button in the Design Flow Pane
- Programming via FlashPro Software: There is a STAPL-File (“<Design Directory>\designer\PF\_AR0330\_CAM\_TOP\export\PF\_AR0330\_CAM\_TOP\_ADV.stp”) which can be programmed with the FlashPro Software. A new FlashPro project has to be generated and the programming file loaded into.

### 3.3 IP Core Configuration

#### 3.3.1 Smart Design PF\_AR0330\_CAM\_TOP

##### 3.3.1.1 IP Core PF\_CCC\_2\_0




Figure 2: PF\_CCC\_2\_0 Clock Options PLL




Figure 3: PF\_CCC\_2\_0 Output Clocks

### 3.3.1.2 IP Core PF\_INIT\_MONITOR\_0




Figure 4: PF\_INIT\_Monitor\_0 Bank Monitor





Figure 5: PF\_INIT\_Monitor\_0 Simulation Options

### 3.3.1.3 IP Core APB\_WRAPPER\_0



Figure 6: APB\_WRAPPER\_0 Configuration

## 3.3.1.4 IP Core DDR\_Memory\_Arbiter\_IP0\_0



The image shows a software configurator window titled "SF2 DDR Memory Arbiter Configurator" for the "Microsemi:SolutionCore:ddr\_memory\_arbiter:2.0.0". The window contains a list of configuration parameters, each with a text input field. The parameters and their values are as follows:

Parameter Name	Value
g_AXI_AWIDTH:	32
g_AXI_DWIDTH:	64
g_RD_CHANNEL1_AXI_BUFF_AWIDTH:	13
g_RD_CHANNEL2_AXI_BUFF_AWIDTH:	13
g_RD_CHANNEL3_AXI_BUFF_AWIDTH:	13
g_RD_CHANNEL4_AXI_BUFF_AWIDTH:	13
g_WR_CHANNEL1_AXI_BUFF_AWIDTH:	13
g_WR_CHANNEL2_AXI_BUFF_AWIDTH:	13
g_RD_CHANNEL1_HORIZONTAL_RESOLUTION:	1280
g_RD_CHANNEL2_HORIZONTAL_RESOLUTION:	1280
g_RD_CHANNEL3_HORIZONTAL_RESOLUTION:	1280
g_RD_CHANNEL4_HORIZONTAL_RESOLUTION:	1280
g_WR_CHANNEL1_HORIZONTAL_RESOLUTION:	1280
g_WR_CHANNEL2_HORIZONTAL_RESOLUTION:	1280
g_RD_CHANNEL1_VIDEO_DATA_WIDTH:	24
g_RD_CHANNEL2_VIDEO_DATA_WIDTH:	24
g_RD_CHANNEL3_VIDEO_DATA_WIDTH:	32
g_RD_CHANNEL4_VIDEO_DATA_WIDTH:	8
g_WR_CHANNEL1_VIDEO_DATA_WIDTH:	32
g_WR_CHANNEL2_VIDEO_DATA_WIDTH:	32
g_RD_CHANNEL1_BUFFER_LINE_STORAGE:	2
g RD CHANNEL2 BUFFER LINE STORAGE:	1

At the bottom of the window, there is a "Help" dropdown menu, and "OK" and "Cancel" buttons.

Figure 7: DDR\_Memory\_Arbiter\_IP0 Configuration



Configurator

### SF2 DDR Memory Arbiter Configurator

Microsemi:SolutionCore:ddr\_memory\_arbiter:2.0.0

g_WR_CHANNEL1_AXI_BUFF_AWIDTH:	<input type="text" value="13"/>
g_WR_CHANNEL2_AXI_BUFF_AWIDTH:	<input type="text" value="13"/>
g_RD_CHANNEL1_HORIZONTAL_RESOLUTION:	<input type="text" value="1280"/>
g_RD_CHANNEL2_HORIZONTAL_RESOLUTION:	<input type="text" value="1280"/>
g_RD_CHANNEL3_HORIZONTAL_RESOLUTION:	<input type="text" value="1280"/>
g_RD_CHANNEL4_HORIZONTAL_RESOLUTION:	<input type="text" value="1280"/>
g_WR_CHANNEL1_HORIZONTAL_RESOLUTION:	<input type="text" value="1280"/>
g_WR_CHANNEL2_HORIZONTAL_RESOLUTION:	<input type="text" value="1280"/>
g_RD_CHANNEL1_VIDEO_DATA_WIDTH:	<input type="text" value="24"/>
g_RD_CHANNEL2_VIDEO_DATA_WIDTH:	<input type="text" value="24"/>
g_RD_CHANNEL3_VIDEO_DATA_WIDTH:	<input type="text" value="32"/>
g_RD_CHANNEL4_VIDEO_DATA_WIDTH:	<input type="text" value="8"/>
g_WR_CHANNEL1_VIDEO_DATA_WIDTH:	<input type="text" value="32"/>
g_WR_CHANNEL2_VIDEO_DATA_WIDTH:	<input type="text" value="32"/>
g_RD_CHANNEL1_BUFFER_LINE_STORAGE:	<input type="text" value="2"/>
g_RD_CHANNEL2_BUFFER_LINE_STORAGE:	<input type="text" value="1"/>
g_RD_CHANNEL3_BUFFER_LINE_STORAGE:	<input type="text" value="1"/>
g_RD_CHANNEL4_BUFFER_LINE_STORAGE:	<input type="text" value="2"/>
g_WR_CHANNEL1_BUFFER_LINE_STORAGE:	<input type="text" value="1"/>
g_WR_CHANNEL2_BUFFER_LINE_STORAGE:	<input type="text" value="1"/>
testbench:	<input type="text" value="None"/>
License:	Obfuscated

Help    OK    Cancel

Figure 8: DDR\_Memory\_Arbiter\_IP0 Configuration cont. ...

### 3.3.1.5 IP Core CoreAXI4Interconnect\_0




Figure 9: CoreAXI4Interconnect\_0 Core Configuration




Figure 10: CoreAXI4Interconnect\_0 Master Configuration




Figure 11: CoreAXI4Interconnect\_0 Slave Configuration

### 3.3.1.6 IP Core Display\_Cntrl\_0




Figure 12: Display\_Cntrl\_0 Configuration

### 3.3.1.7 IP Core DisplayEnhancement\_0\_0




Figure 13: DisplayEnhancement\_0\_0 Configuration

### 3.3.1.8 IP Core PF\_CCC\_3\_0




Figure 14: PF\_CCC\_3\_0 Clock Options PLL




Figure 15: PF\_CCC\_3\_0 Output Clock

### 3.3.1.9 IP Core PF\_DDR\_CNTRLR\_0\_0




Figure 16: PF\_DDR\_CNTRLR\_0\_0 General






Figure 17: PF\_DDR\_CNTRLR\_0\_0 Memory Initialization




Figure 18: PF\_DDR\_CNTRLR\_0\_0 Memory Timing




Figure 19: PF\_DDR\_CNTRLR\_0\_0 Controller





Figure 20: PF\_DDR\_CNTRLR\_0\_0 Misc.

### 3.3.2 Smart Design cam\_ar0331\_mipi



#### 3.3.2.1 IP Core MIPI\_RX\_IOD\_0

## PolarFire IOD Generic Receive Interfaces

Microsemi: SystemBuilder: PF\_IOD\_GENERIC\_RX: 2.0.123

	Configuration
<ul style="list-style-type: none"> <li>PF_IOD_GENERIC_RX_UI_default_configuration</li> <li>⊕ DDR - aligned clock and data</li> <li>⊕ DDR - centered clock and data</li> <li>⊕ DDRX - centered clock and data</li> <li>⊕ DDRX - aligned clock and data</li> <li>⊕ DDRX - fractional aligned clock and data</li> <li>⊕ DDRX - fractional dynamic data alignment</li> <li>⊖ DDRX - dynamic data alignment                             <ul style="list-style-type: none"> <li>RX_DDRX_B_G_DYN_X2</li> <li>RX_DDRX_B_G_DYN_X3.5</li> <li>RX_DDRX_B_G_DYN_X4</li> <li>RX_DDRX_B_G_DYN_X5</li> <li>RX_DDRX_B_R_DYN_X2</li> <li>RX_DDRX_B_R_DYN_X3.5</li> <li>RX_DDRX_B_R_DYN_X4</li> <li>RX_DDRX_B_R_DYN_X5</li> </ul> </li> </ul>	<div style="border-bottom: 1px solid #ccc; padding-bottom: 5px;"> <p><b>I/O</b></p> <p>Data rate: <input type="text" value="800"/> Mbps</p> <p>Number of data I/Os: <input type="text" value="4"/></p> <p>Clock to data relationship: <input type="text" value="Dynamic"/></p> <p>Differential clock input: <input checked="" type="checkbox"/></p> <p>Differential data inputs: <input checked="" type="checkbox"/></p> <p>MIPI low power escape support: <input checked="" type="checkbox"/></p> <p>Input clock ratio: <input type="text" value="Same as fabric clock ratio"/></p> </div> <div style="border-bottom: 1px solid #ccc; padding-bottom: 5px;"> <p><b>Fabric</b></p> <p>Fabric clock ratio: <input type="text" value="4"/></p> <p>Data deserialization ratio: <input type="text" value="8"/></p> <p>Fabric clock source: <input type="text" value="Fabric global clock"/></p> <p>Enable BITSLLIP port: <input checked="" type="checkbox"/></p> </div>

Figure 21: MIPI\_RX\_IOD\_0 Configuration




Figure 22: MIPI\_RX\_IOD\_0 Advanced




Figure 23: MIPI\_RX\_IOD\_0 Current configuration

Receiver interface								
Name	Ratio	Clock to data relationship	I/O clock	Fabric clock	Max data rate	Lane organization	One lane max	Dynamic bit training
RX_DDR_G_A	1	Aligned	Global	Global	690	×	×	×
RX_DDR_R_A	1	Aligned	Regional	Regional	500	✓	✓	×
RX_DDR_G_C	1	Centered	Global	Global	690	×	×	×
RX_DDR_R_C	1	Centered	Regional	Regional	500	✓	✓	×
RX_DDRX_B_G_A	2, 3.5, 4, 5	Aligned	High Speed I/O Clock	Global	700	✓	×	×
RX_DDRX_B_R_A	2, 3.5, 4, 5	Aligned	High Speed I/O Clock	Regional	500	✓	✓	×
RX_DDRX_B_G_C	2, 3.5, 4, 5	Centered	High Speed I/O Clock	Global	700	✓	×	×
RX_DDRX_B_R_C	2, 3.5, 4, 5	Centered	High Speed I/O Clock	Regional	500	✓	✓	×
RX_DDRX_B_G_FA	2, 3.5, 4, 5	Fractional Aligned	High Speed I/O Clock	Global	700	✓	×	×
RX_DDRX_B_G_DYN	2, 3.5, 4, 5	Dynamic	High Speed I/O Clock	Global	1000, 1600, 1600, 1600	✓	×	✓
RX_DDRX_B_R_DYN	2, 3.5, 4, 5	Dynamic	High Speed I/O Clock	Regional	500	✓	✓	✓

Figure 24: MIPI\_RX\_IOD\_0 Receiver interface

### 3.3.2.2 IP Core PF\_CCC\_0




Figure 25: PF\_CCC\_0 Clock Options PLL






Figure 26: PF\_CCC\_0 Output Clocks

### 3.3.2.3 IP Core MIPI\_CSI2\_RX\_PF\_IP0\_0




Figure 27: MIPI\_CSI2\_RX\_PF\_IP0\_0 Configuration

## 3.3.3 Smart Design PROC\_SUBSYSTEM

### 3.3.3.1 IP Core Mi\_V\_Processor\_0\_0




Figure 28: RV32IMA\_L1\_AHB Configuration

### 3.3.3.2 IP Core COREJTAGDEBUG\_0




Figure 29: CoreJTAGDebug Configuration

### 3.3.3.3 IP Core CoreAHLite\_1\_0




Figure 30: CoreAHLite\_1\_0 Configuration




Figure 31: CoreAHLite\_1\_0 Configuration cont. ...




Figure 32: CoreAHLite\_1\_0 Interface Configuration

### 3.3.3.4 IP Core CoreAHLite\_0




Figure 33: CoreAHLite\_0 Configuration




Figure 34: CoreAHLite\_0 Configuration cont. ...




Figure 35: CoreAHLite\_0 Interface Configuration

### 3.3.3.5 IP Core CoreAPB3\_0




Figure 36: CoreAPB3\_0 Configuration

### 3.3.3.6 IP Core CoreUARTapb\_0




Figure 37: CoreUARTapb\_0 Configuration



### 3.3.3.7 IP Core CoreGPIO\_IN




Figure 38: CoreGPIO\_IN Configuration (all IOs have the same configuration)

### 3.3.3.8 IP Core CoreGPIO\_OUT




Figure 39: CoreGPIO\_OUT Configuration (all IOs have the same configuration)

### 3.3.3.9 IP Core CORESPI\_0




Figure 40: CORESPI\_0 Configuration

### 3.3.3.10 IP Core COREI2C\_0




Figure 41: COREI2C\_0 Configuration

### 3.3.3.11 IP Core COREI2C\_1




Figure 42: COREI2C\_1 Configuration

### 3.3.4 Smart Design video\_isp\_pipe




Figure 43: SmartDesign video\_isp\_pipe

#### 3.3.4.1 IP Core Bayer\_IP0\_0




Figure 44: Bayer\_IP0\_0 Configuration

### 3.3.4.2 IP Core RGB2YCbCr\_IP0\_0




Figure 45: RGB2YCbCr\_IP0\_0 Configuration

### 3.3.4.3 IP Core ImageEdgeDetection\_IP0\_0




Figure 46: ImageEdgeDetection\_IP0\_0 Configuration

### 3.3.4.4 IP Core YCbCr2RGB\_IP0\_0




Figure 47: YCbCr2RGB\_IP0\_0 Configuration

### 3.3.4.5 IP Core Alpha\_Blending\_Control\_IP0\_0




Figure 48: Alpha\_Blending\_Control\_IP0\_0 Configuration



### 3.3.4.6 IP Core RGB2YCbCr\_IP1\_0




Figure 49: RGB2YCbCr\_IP1\_0 Configuration

### 3.3.4.7 IP Core ImageSharpenFilter\_IP0\_0




Figure 50: ImageSharpenFilter\_IP0\_0 Configuration

### 3.4 Running the Design

The design uses a MiV processor. The release is programmed in NVM.

The software project can be found in the MiV\_Workspace

If programmed correctly, the camera image appears on the monitor after powering the board.

Use the GUI to adjust the image enhancements or run the edge Detection.




Figure 51: Imaging/Video GUI